An 8-bit 250 Megasample per Second Analog-to-Digital Converter: Operation Without a Sample and Hold
نویسنده
چکیده
A monolithic 8-bit 250 megasarnple per second analog-todigii at converter (ADC) fabricated in an oxide-isolated bipolar process is deseribed. Using a flash ADC architecture at high speeds without a sample and hold leads to a number of error sources discussed in this paper. The design of the converter is optimized to miuimize the effects of these error sources. Experimental results are presented for comparison with theory.
منابع مشابه
Dual Channel , 16 - Bit , 160 MSPS Analog - to - Digital Converter with DDR LVDS Outputs
The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component co...
متن کاملDigital Background Calibration of an Algorithmic Analog-to-Digital Converter Using a Simplified Queue
An analog queue-based architecture and an adaptive digital-calibration algorithm calibrate an 8-bit two-stage pipelined algorithmic analog-to-digital converter (ADC). To minimize power dissipation and noise, the queue consists of only one sample-and-hold amplifier. At a sampling rate of 20 Msamples/s, the peak signal-to-noise-and-distortion ratio (SNDR) is 45 dB, and the spurious-free dynamic r...
متن کاملLow Power, 3-bit CMOS Pipeline ADC with Reduced Complexity Flash Architecture
A 3-bit, 2-V pipeline analog-to-digital converter has been designed using a modified flash architecture. The developed circuit blocks of the modified flash analog-todigital converter, operating at 135MHz, are a fully differential comparator, a digital-to-analog converter and a sample-and-hold amplifier. The design technique of the N-bit modified flash ADC requires only 2 1) comparators as compa...
متن کاملA 1-V Cyclic A/D Converter Using FD-SOI Sample/Hold Circuits for Sensor Networks
A cyclic A/D conversion circuit technique for sensor networks has been developed using 0.2-μm CMOS/FD-SOI technology. The FD-SOI analog switches can lower the supply voltage without degrading accuracy because of their negligible body effect. The proposed A/D converter achieves operation at the supply voltage of 1 V or less and can handle a sampling frequency ranging from 8 Sps to 8 kSps with a ...
متن کاملOptimal fast digital error correction method of pipelined analog to digital converter with DLMS algorithm
In this paper, convergence rate of digital error correction algorithm in correction of capacitor mismatch error and finite and nonlinear gain of Op-Amp has increased significantly by the use of DLMS, an evolutionary search algorithm. To this end, a 16-bit pipelined analog to digital converter was modeled. The obtained digital model is a FIR filter with 16 adjustable weights. To adjust weights o...
متن کامل